


Faulting Hardware from Software and Sustainable Mitigations

Daniel Gruss


2024-04-04

Graz University of Technology

A man in a blue long-sleeved shirt is sitting at a black table outdoors. He is holding a black mug. On the table, there is a microphone, a camera on a tripod, and some papers. A white sign is attached to the front of the table. The sign has the text "side channel = obtaining meta-data and deriving secrets from it" and "CHANGE MY MIND" below it. The background shows a brick walkway, trees, and a building.

side channel
= obtaining meta-data and
deriving secrets from it

CHANGE MY MIND

A close-up, high-resolution image of Morpheus from the movie The Matrix. He is bald, has a serious expression, and is wearing dark sunglasses. The reflection in the sunglasses shows the iconic office scene from the movie, with Neo, Trinity, and the Agents. The background is a blurred, outdoor setting.

THERE IS NO NOISE

NOISE IS JUST SOMEONE ELSE'S DATA

Side Channels are Everywhere



What about Mitigations?


security




model




reality








Models of Nature can get Arbitrarily Close to the Truth


**Systems Gain Complexity faster
than our Models can keep up with**





























































































































































9,000 terawatt hours (TWh)

©nature

ENERGY FORECAST

20.9% of projected
electricity demand




0.09%

0.40%

Moore's Law: The number of transistors on microchips has doubled every two years

Moore's law describes the empirical regularity that the number of transistors on integrated circuits doubles approximately every two years. This advancement is important for other aspects of technological progress in computing - such as processing speed or the price of computers.

Transistor count



Data source: Wikipedia (wikipedia.org/wiki/Transistor_count)

OurWorldinData.org - Research and data to make progress against the world's largest problems.

Licensed under CC-BY by the authors Hannah Ritchie and Max Roser.



Test - Mozilla Firefox (on lab02)

Test

file:///home/dgruss/rowhammerjs/rowhammer.html

320: 12
330: 9
340: 1
350: 0
360: 1
370: 2
380: 199
390: 76
400: 72
410: 231
420: 572
1250


[!] Found flip (254 != 255) at array index 340021386 when hammering indices 339881984 and 340156416


[!] Found flip (239 != 255) at array index 340022176 when hammering indices 339881984 and 340156416


[!] Found flip (191 != 255) at array index 340023138 when hammering indices 339881984 and 340156416


[!] Found flip (254 != 255) at array index 340025146 when hammering indices 339881984 and 340156416


Why is Rowhammer still not solved?














- ECC?

- ECC? doesn't work

- ECC? doesn't work
- TRR?

- ECC? doesn't work
- TRR? doesn't work either
- We're just creating bad incentives!



Mobile vendors since 2018: let's add ECC by default




Mobile vendors since 2018: let's add ECC by default

Also vendors: Let's squeeze out the last bit of efficiency for battery runtime



AFTER ALL THESE REFRESHES, WHY NOT



**WHY SHOULDN'T I OPTIMIZE
PERFORMANCE TO THE ABSOLUTE LIMIT?**

Overclocking

Undervolting

System Information Core

Manual Tuning

- All Controls
- Core
- Graphics
- Stress Test
- Profiles

Reference Clock: 103.2258 MHz

Turbo Boost Short Power Max Enable: Turbo Boost Short Power Max: 1200.000 W

Turbo Boost Power Max: 1050.000 W Turbo Boost Power Time Window: 0.00097656 Seconds

Core Current Limit: 300.000 A Additional Turbo Voltage: 0.00000 mV

Multiples

1 Active Core: 42 x

2 Active Cores: 42 x

3 Active Cores: 42 x

4 Active Cores: 42 x

Graphics

Processor Graphics Current Limit: 300,000 A

Limits the maximum ratio that the processor can use while four cores are active.

Core	Default	Proposed
Reference Clock	103.0526 MHz	103.2258 MHz
Max Non-Turbo Boost Ratio	34 x	34 x
Max Non-Turbo Boost CPU Sp.	3.436 GHz	3.510 GHz
Max Turbo Boost CPU Speed	4.042 GHz	4.335 GHz
1 Active Core	40 x	42 x
2 Active Cores	39 x	42 x
3 Active Cores	38 x	42 x
4 Active Cores	38 x	42 x
Turbo Boost Power Max	1000.000 W	1050.000 W
Turbo Boost Short Power Max	1200.000 W	1200.000 W
Turbo Boost Power Time Window	0.00097656 S	0.00097656 S
Core Current Limit	300.000 A	300.000 A
Additional Turbo Voltage	0.00000 mV	0.00000 mV

Processor Graphics Current Limit: 300,000 A 300,000 A

Apply Discard Save to Profile Force Reboot


CPU Core Temperature 37 °C

CPU Utilization 3 %

Processor Frequency 3.54 GHz

Memory Utilization 0% MB

CPU Total TDP 13 W



CPU Utilization 3 %

Graphics Frequency 304 MHz

Reference Clock Frequency 103.0 MHz

Memory Frequency 1617 MHz

Memory Utilization 2708 MB

Active Core Count 1

CPU Core Temperature 1 36 °C

Memory Frequency 1617 MHz

CPU Core Temperature 36 °C

CPU Total TDP 10 W

CPU Core Temperature 2 36 °C

CPU Core Temperature 3 28 °C

CPU Throttling 0%

MCine TDP 10 W

CPU Core Temperature 3 28 °C

CPU Core Temperature 4 38 °C

Processor Frequency 3.54 GHz

Graphics TDP 0 W

CPU Core Temperature 4 38 °C



17-9750H

CPU Undervolting




Huge difference!!!

**IF MY SYSTEMS RAN UNDERVOLTED
TOTALLY FINE FOR 10 YEARS**




**WHY DO WE
WASTE 40% ENERGY?**




**PLUNDER
VOLT**

```
uint64_t multiplier = 0x1122334455667788;
uint64_t correct    = 0xdeadbeef * multiplier;
uint64_t var        = 0xdeadbeef * multiplier;


while (var == correct)
{
    var = 0xdeadbeef * multiplier;
}
uint64_t flipped_bits = var ^ correct;
```

Security for Efficiency?




Make bit flips degrade performance **without** impacting security




Make bit flips degrade performance **without** impacting security

- Cryptographic MAC




Make bit flips degrade performance **without** impacting security

- Cryptographic MAC
- Detect **any** number of bit flips



Make bit flips degrade performance **without** impacting security

- Cryptographic MAC
- Detect **any** number of bit flips
- Correction by **brute-force** search for correct data



# Errors	# MAC Comp.	Avg Duration
1	17	11 ns
2	771	3.68 μ s
3	33 800	124 μ s
4	1.51×10^6	6.65 ms
5	6.91×10^7	261 ms
6	3.07×10^9	12.8 s
7	1.21×10^{11}	9.11 min
8	5.72×10^{12}	6.11 h








- Silent data corruption less than once per 10^9 billion years





- Silent data corruption less than once per 10^9 billion years
- Second preimage after hammering for one year: $9.75 \cdot 10^{-5} \%$





- Silent data corruption less than once per 10^9 billion years
- Second preimage after hammering for one year: $9.75 \cdot 10^{-5} \%$
- Erroneous correction of 8-bit errors: 0.0161 %


















































Up to a 150 mV variation in instruction voltage requirement.







SUIT


Secure Undervolting with Instruction Traps
































































CPU	V_{off}	Score	Power	Freq.	Eff.
i5-1035G1	-70 mV	+6.0 %	-0.1 %	+8.5 %	+6.1 %
	-97 mV	+7.9 %	-0.5 %	+12 %	+8.4 %
i9-9900K	-70 mV	+2.2 %	-7.2 %	+2.6 %	+10 %
	-97 mV	+3.8 %	-16 %	+3.3 %	+23 %
7700X*	-70 mV	+1.4 %	-9.8 %	+1.8 %	+12 %
	-97 mV	+1.9 %	-15 %	+1.8 %	+20 %























Faulting Hardware from Software and Sustainable Mitigations

Daniel Gruss

2024-04-04

Graz University of Technology